Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Example19 Download
 Description: VHDL-based design a small four Responder program, press the Start button to answer, first press the digital keys are displayed at the same time, other keys lost Responder role.
 Downloaders recently: [More information of uploader 卢进]
 To Search:
File list (Check if you may need any files):
 

Example19
.........\db
.........\..\exp19.cbx.xml
.........\..\exp19.cmp.bpm
.........\..\exp19.cmp.cdb
.........\..\exp19.cmp.hdb
.........\..\exp19.cmp.logdb
.........\..\exp19.cmp.rdb
.........\..\exp19.cmp_merge.kpt
.........\..\exp19.db_info
.........\..\exp19.eco.cdb
.........\..\exp19.fit.qmsg
.........\..\exp19.hier_info
.........\..\exp19.hif
.........\..\exp19.map.bpm
.........\..\exp19.map.cdb
.........\..\exp19.map.ecobp
.........\..\exp19.map.hdb
.........\..\exp19.map.kpt
.........\..\exp19.map.logdb
.........\..\exp19.map.qmsg
.........\..\exp19.map_bb.cdb
.........\..\exp19.map_bb.hdb
.........\..\exp19.map_bb.hdbx
.........\..\exp19.map_bb.logdb
.........\..\exp19.pre_map.cdb
.........\..\exp19.pre_map.hdb
.........\..\exp19.psp
.........\..\exp19.rtlv.hdb
.........\..\exp19.rtlv_sg.cdb
.........\..\exp19.rtlv_sg_swap.cdb
.........\..\exp19.sgdiff.cdb
.........\..\exp19.sgdiff.hdb
.........\..\exp19.sld_design_entry.sci
.........\..\exp19.sld_design_entry_dsc.sci
.........\..\exp19.syn_hier_info
.........\..\exp19.tis_db_list.ddb
.........\..\exp19.tmw_info
.........\..\prev_cmp_exp19.asm.qmsg
.........\..\prev_cmp_exp19.eda.qmsg
.........\..\prev_cmp_exp19.fit.qmsg
.........\..\prev_cmp_exp19.map.qmsg
.........\..\prev_cmp_exp19.qmsg
.........\..\prev_cmp_exp19.sta.qmsg
.........\exp19.asm.rpt
.........\exp19.done
.........\exp19.eda.rpt
.........\exp19.fit.rpt
.........\exp19.fit.smsg
.........\exp19.fit.summary
.........\exp19.flow.rpt
.........\exp19.map.rpt
.........\exp19.map.summary
.........\exp19.pin
.........\exp19.qpf
.........\exp19.qsf
.........\exp19.qws
.........\exp19.sof
.........\exp19.sta.rpt
.........\exp19.sta.summary
.........\exp19.vhd
.........\exp19.vhd.bak
.........\incremental_db
.........\..............\README
.........\..............\compiled_partitions
.........\..............\...................\exp19.root_partition.cmp.atm
.........\..............\...................\exp19.root_partition.cmp.dfp
.........\..............\...................\exp19.root_partition.cmp.hdbx
.........\..............\...................\exp19.root_partition.cmp.kpt
.........\..............\...................\exp19.root_partition.cmp.logdb
.........\..............\...................\exp19.root_partition.cmp.rcf
.........\..............\...................\exp19.root_partition.map.atm
.........\..............\...................\exp19.root_partition.map.dpi
.........\..............\...................\exp19.root_partition.map.hdbx
.........\..............\...................\exp19.root_partition.map.kpt
.........\simulation
.........\..........\modelsim
.........\..........\........\exp19.sft
.........\..........\........\exp19.vho
.........\..........\........\exp19_8_1200mv_0c_vhd_slow.sdo
.........\..........\........\exp19_8_1200mv_85c_vhd_slow.sdo
.........\..........\........\exp19_min_1200mv_0c_vhd_fast.sdo
.........\..........\........\exp19_modelsim.xrf
.........\..........\........\exp19_vhd.sdo
.........\timing
.........\......\primetime
.........\......\.........\exp19.collections.sdc
.........\......\.........\exp19.constraints.sdc
.........\......\.........\exp19.pt.tcl
.........\......\.........\exp19.vo
.........\......\.........\exp19_8_1200mv_0c_v_slow.sdo
.........\......\.........\exp19_8_1200mv_85c_v_slow.sdo
.........\......\.........\exp19_min_1200mv_0c_v_fast.sdo
.........\......\.........\exp19_v.sdo
    

CodeBus www.codebus.net