Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jia-fa-ji-shu-qi Download
 Description: Asynchronous and synchronous cleared with the addition of the counter enable source code, run the software with maxplus Pin has been configured, the chip is EP1K30TC144-3
 Downloaders recently: [More information of uploader qht4282162]
 To Search:
File list (Check if you may need any files):
 

shiyan3\LIB.DLS
.......\shiyan3.acf
.......\shiyan3.fit
.......\shiyan3.hex
.......\shiyan3.hif
.......\shiyan3.mmf
.......\shiyan3.ndb
.......\shiyan3.pin
.......\shiyan3.pof
.......\shiyan3.rpt
.......\shiyan3.scf
.......\shiyan3.snf
.......\shiyan3.sof
.......\SHIYAN3.sym
.......\shiyan3.ttf
.......\shiyan3.vhd
.......\U1830743.DLS
.......\U3899336.DLS
.......\U8405795.DLS
.......\U9614552.DLS
.......\U9732403.DLS
shiyan3
    

CodeBus www.codebus.net