Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: XU-LIE-JIAN-CE-QI Download
 Description: State of mind achieved with a sequence detector source code, run the software with maxplus Pin has been configured, the chip is EP1K30TC144-3
 Downloaders recently: [More information of uploader qht4282162]
 To Search:
File list (Check if you may need any files):
 

SHIYAN5\LIB.DLS
.......\schk.acf
.......\schk.fit
.......\schk.hex
.......\schk.hif
.......\schk.mmf
.......\schk.ndb
.......\schk.pin
.......\schk.pof
.......\schk.rpt
.......\schk.snf
.......\schk.sof
.......\SCHK.sym
.......\schk.ttf
.......\schk.vhd
.......\U1205483.DLS
.......\U3519981.DLS
.......\U5756641.DLS
SHIYAN5
    

CodeBus www.codebus.net