Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Example3 Download
 Description: An FPGA-based counter applet, define the clock, asynchronous reset, synchronous enable signal, the calculation results.
 Downloaders recently: [More information of uploader 卢进]
 To Search:
File list (Check if you may need any files):
 

Example3
........\db
........\..\exp3.db_info
........\..\exp3.eco.cdb
........\..\exp3.sld_design_entry.sci
........\exp3.asm.rpt
........\exp3.done
........\exp3.eda.rpt
........\exp3.fit.rpt
........\exp3.fit.smsg
........\exp3.fit.summary
........\exp3.flow.rpt
........\exp3.map.rpt
........\exp3.map.summary
........\exp3.pin
........\exp3.qpf
........\exp3.qsf
........\exp3.qws
........\exp3.sof
........\exp3.sta.rpt
........\exp3.sta.summary
........\exp3.vhd
........\exp3.vhd.bak
........\incremental_db
........\..............\README
........\..............\compiled_partitions
........\..............\...................\exp3.root_partition.cmp.atm
........\..............\...................\exp3.root_partition.cmp.dfp
........\..............\...................\exp3.root_partition.cmp.hdbx
........\..............\...................\exp3.root_partition.cmp.kpt
........\..............\...................\exp3.root_partition.cmp.logdb
........\..............\...................\exp3.root_partition.cmp.rcf
........\..............\...................\exp3.root_partition.map.atm
........\..............\...................\exp3.root_partition.map.dpi
........\..............\...................\exp3.root_partition.map.hdbx
........\..............\...................\exp3.root_partition.map.kpt
........\simulation
........\..........\modelsim
........\..........\........\exp3.sft
........\..........\........\exp3.vho
........\..........\........\exp3_8_1200mv_0c_vhd_slow.sdo
........\..........\........\exp3_8_1200mv_85c_vhd_slow.sdo
........\..........\........\exp3_min_1200mv_0c_vhd_fast.sdo
........\..........\........\exp3_modelsim.xrf
........\..........\........\exp3_vhd.sdo
........\timing
........\......\primetime
........\......\.........\exp3.collections.sdc
........\......\.........\exp3.constraints.sdc
........\......\.........\exp3.pt.tcl
........\......\.........\exp3.vo
........\......\.........\exp3_8_1200mv_0c_v_slow.sdo
........\......\.........\exp3_8_1200mv_85c_v_slow.sdo
........\......\.........\exp3_min_1200mv_0c_v_fast.sdo
........\......\.........\exp3_v.sdo
    

CodeBus www.codebus.net