Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CaiDeng Download
 Description: Designing a control circuit to achieve 8 lights follow a certain sequence and time interval flashes. Specific requirements are as follows: 1, when the control switch is 0, the lights all off When the control switch is 1:00, beginning from the first light, turn light, the time interval is 1 second. During remains only a lamp lit, the other lights all off state. 2,8 lights turn bright finished, sequentially from the first eight off, only one lamp remains off period, other lights all bright state. 3, when the lights turn off after eight, eight lights lit simultaneously while off, the time interval of 0.5 seconds, and repeat four times. 4, as long as a control switch, said light sequence is repeated.
 Downloaders recently: [More information of uploader zchui]
 To Search:
File list (Check if you may need any files):
 

CaiDeng\BACK.asm.rpt
.......\BACK.bsf
.......\BACK.done
.......\BACK.fit.rpt
.......\BACK.fit.summary
.......\BACK.flow.rpt
.......\BACK.map.rpt
.......\BACK.map.summary
.......\BACK.pin
.......\BACK.pof
.......\BACK.qpf
.......\BACK.qsf
.......\BACK.qws
.......\BACK.sim.rpt
.......\BACK.sof
.......\BACK.tan.rpt
.......\BACK.tan.summary
.......\BACK.vhd
.......\BACK.vhd.bak
.......\BACK.vwf
.......\Caideng.asm.rpt
.......\Caideng.bdf
.......\Caideng.done
.......\Caideng.dpf
.......\Caideng.fit.rpt
.......\Caideng.fit.summary
.......\Caideng.flow.rpt
.......\Caideng.map.rpt
.......\Caideng.map.summary
.......\Caideng.pin
.......\Caideng.pof
.......\Caideng.qpf
.......\Caideng.qsf
.......\Caideng.qws
.......\Caideng.sim.rpt
.......\Caideng.sof
.......\Caideng.tan.rpt
.......\Caideng.tan.summary
.......\Caideng.vwf
.......\CNT1.asm.rpt
.......\CNT1.bsf
.......\CNT1.done
.......\CNT1.fit.rpt
.......\CNT1.fit.summary
.......\CNT1.flow.rpt
.......\CNT1.map.rpt
.......\CNT1.map.summary
.......\CNT1.pin
.......\CNT1.pof
.......\CNT1.qpf
.......\CNT1.qsf
.......\CNT1.qws
.......\CNT1.sim.rpt
.......\CNT1.sof
.......\CNT1.tan.rpt
.......\CNT1.tan.summary
.......\CNT1.vhd
.......\CNT1.vhd.bak
.......\CNT1.vwf
.......\CNT5.asm.rpt
.......\CNT5.bsf
.......\CNT5.done
.......\CNT5.fit.rpt
.......\CNT5.fit.summary
.......\CNT5.flow.rpt
.......\CNT5.map.rpt
.......\CNT5.map.summary
.......\CNT5.pin
.......\CNT5.pof
.......\CNT5.qpf
.......\CNT5.qsf
.......\CNT5.qws
.......\CNT5.sim.rpt
.......\CNT5.sof
.......\CNT5.tan.rpt
.......\CNT5.tan.summary
.......\CNT5.vhd
.......\CNT5.vhd.bak
.......\CNT5.vwf
.......\db\BACK.asm.qmsg
.......\..\BACK.cbx.xml
.......\..\BACK.cmp.cdb
.......\..\BACK.cmp.hdb
.......\..\BACK.cmp.logdb
.......\..\BACK.cmp.rdb
.......\..\BACK.cmp.tdb
.......\..\BACK.cmp0.ddb
.......\..\BACK.db_info
.......\..\BACK.eco.cdb
.......\..\BACK.eds_overflow
.......\..\BACK.fit.qmsg
.......\..\BACK.hier_info
.......\..\BACK.hif
.......\..\BACK.lpc.html
.......\..\BACK.lpc.rdb
.......\..\BACK.lpc.txt
.......\..\BACK.map.cdb
.......\..\BACK.map.hdb
.......\..\BACK.map.logdb
.......\..\BACK.map.qmsg
    

CodeBus www.codebus.net