Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: zuoye60 Download
 Description: 60S countdown VHDL-based design, with a digital display, the countdown is completed after the buzzer alarm
 Downloaders recently: [More information of uploader 司维]
 To Search:
File list (Check if you may need any files): 
 

zuoye60.txt

CodeBus www.codebus.net