Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FRENQ Download
 Description: 4 decimal frequency of the design, through the use of 1Hz clock to treat the measured clock frequency measurement
 Downloaders recently: [More information of uploader 张琳]
 To Search:
File list (Check if you may need any files):
 

FRENQ\db\prev_cmp_TOP.asm.qmsg
.....\..\prev_cmp_TOP.fit.qmsg
.....\..\prev_cmp_TOP.map.qmsg
.....\..\prev_cmp_TOP.qmsg
.....\..\prev_cmp_TOP.tan.qmsg
.....\..\TOP.db_info
.....\frenq.MOD
.....\TOP\cnt10.vhd
.....\...\FTCTRL.vhd
.....\...\REG4.vhd
.....\...\TOP.vhd
.....\TOP.asm.rpt
.....\TOP.done
.....\TOP.dpf
.....\TOP.fit.rpt
.....\TOP.fit.smsg
.....\TOP.fit.summary
.....\TOP.flow.rpt
.....\TOP.map.rpt
.....\TOP.map.summary
.....\TOP.pin
.....\TOP.pof
.....\TOP.qpf
.....\TOP.qsf
.....\TOP.qws
.....\TOP.sof
.....\TOP.tan.rpt
.....\TOP.tan.summary
.....\db
.....\TOP
FRENQ
    

CodeBus www.codebus.net