Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: syn_fifo Download
 Description: Writing and design on FPGA synchronous and asynchronous FIFO FIFO
 Downloaders recently: [More information of uploader 苏杭]
 To Search:
File list (Check if you may need any files):
 

syn_fifo
........\RTL
........\...\syn_fifo.jpg
........\...\syn_fifo.v
........\...\syn_fifo.v.bak
........\db
........\..\gray2bin.db_info
........\..\gray2bin.eco.cdb
........\..\gray2bin.sld_design_entry.sci
........\..\logic_util_heursitic.dat
........\..\prev_cmp_syn_fifo.map.qmsg
........\..\prev_cmp_syn_fifo.qmsg
........\..\syn_fifo.cbx.xml
........\..\syn_fifo.cmp.rdb
........\..\syn_fifo.cmp_merge.kpt
........\..\syn_fifo.db_info
........\..\syn_fifo.hier_info
........\..\syn_fifo.hif
........\..\syn_fifo.lpc.html
........\..\syn_fifo.lpc.rdb
........\..\syn_fifo.lpc.txt
........\..\syn_fifo.map.bpm
........\..\syn_fifo.map.cdb
........\..\syn_fifo.map.hdb
........\..\syn_fifo.map.kpt
........\..\syn_fifo.map.logdb
........\..\syn_fifo.map.qmsg
........\..\syn_fifo.map_bb.cdb
........\..\syn_fifo.map_bb.hdb
........\..\syn_fifo.map_bb.logdb
........\..\syn_fifo.pre_map.cdb
........\..\syn_fifo.pre_map.hdb
........\..\syn_fifo.rtlv.hdb
........\..\syn_fifo.rtlv_sg.cdb
........\..\syn_fifo.rtlv_sg_swap.cdb
........\..\syn_fifo.sgdiff.cdb
........\..\syn_fifo.sgdiff.hdb
........\..\syn_fifo.sld_design_entry.sci
........\..\syn_fifo.sld_design_entry_dsc.sci
........\..\syn_fifo.smart_action.txt
........\..\syn_fifo.syn_hier_info
........\..\syn_fifo.tis_db_list.ddb
........\gray2bin.qsf
........\incremental_db
........\..............\README
........\..............\compiled_partitions
........\..............\...................\syn_fifo.db_info
........\..............\...................\syn_fifo.root_partition.map.cdb
........\..............\...................\syn_fifo.root_partition.map.dpi
........\..............\...................\syn_fifo.root_partition.map.hbdb.cdb
........\..............\...................\syn_fifo.root_partition.map.hbdb.hb_info
........\..............\...................\syn_fifo.root_partition.map.hbdb.hdb
........\..............\...................\syn_fifo.root_partition.map.hbdb.sig
........\..............\...................\syn_fifo.root_partition.map.hdb
........\..............\...................\syn_fifo.root_partition.map.kpt
........\syn_fifo.done
........\syn_fifo.flow.rpt
........\syn_fifo.map.rpt
........\syn_fifo.map.summary
........\syn_fifo.qpf
........\syn_fifo.qpf.bak
........\syn_fifo.qsf
........\syn_fifo.qsf.bak
........\syn_fifo.qws
........\syn_fifo_assignment_defaults.qdf
........\详细设计方案
........\............\详细设计方案_syn_fifo.doc
    

CodeBus www.codebus.net