Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: TimingSyn Download
 Description: MIMO_OFDM system time synchronization method based CAZAC sequence
 To Search:
File list (Check if you may need any files):
 

TimingSyn\Buffer_and_Out.v
.........\Correlation32.v
.........\Correlation64.v
.........\EnDelayN.v
.........\Local_Mul_Quan.v
.........\TimingSyn.v
.........\Xcorr32.v
.........\Xcorr64.v
TimingSyn
    

CodeBus www.codebus.net