Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: test_led Download
 Description: Verilog language 24-hour counter, digital display, when the key tone on CPLD normal debugging.
 Downloaders recently: [More information of uploader lgs2007m]
 To Search:
File list (Check if you may need any files):
 

test_led\db\add_sub_09c.tdf
........\..\add_sub_19c.tdf
........\..\add_sub_29c.tdf
........\..\add_sub_39c.tdf
........\..\add_sub_49c.tdf
........\..\add_sub_59c.tdf
........\..\add_sub_69c.tdf
........\..\add_sub_79c.tdf
........\..\add_sub_89c.tdf
........\..\add_sub_99c.tdf
........\..\add_sub_e7c.tdf
........\..\add_sub_f7c.tdf
........\..\add_sub_g7c.tdf
........\..\add_sub_h7c.tdf
........\..\add_sub_i7c.tdf
........\..\add_sub_j7c.tdf
........\..\add_sub_k7c.tdf
........\..\add_sub_l7c.tdf
........\..\add_sub_m7c.tdf
........\..\add_sub_u8c.tdf
........\..\add_sub_v8c.tdf
........\..\alt_u_div_9ie.tdf
........\..\alt_u_div_bie.tdf
........\..\alt_u_div_die.tdf
........\..\alt_u_div_doe.tdf
........\..\alt_u_div_hie.tdf
........\..\logic_util_heursitic.dat
........\..\lpm_divide_mvl.tdf
........\..\lpm_divide_nvl.tdf
........\..\lpm_divide_ovl.tdf
........\..\lpm_divide_qnl.tdf
........\..\lpm_divide_qvl.tdf
........\..\lpm_divide_rnl.tdf
........\..\lpm_divide_rql.tdf
........\..\lpm_divide_tnl.tdf
........\..\prev_cmp_test_prj.qmsg
........\..\sign_div_unsign_7kh.tdf
........\..\sign_div_unsign_8kh.tdf
........\..\sign_div_unsign_9kh.tdf
........\..\sign_div_unsign_9nh.tdf
........\..\sign_div_unsign_bkh.tdf
........\..\test_prj.ae.hdb
........\..\test_prj.amm.cdb
........\..\test_prj.asm.qmsg
........\..\test_prj.asm.rdb
........\..\test_prj.asm_labs.ddb
........\..\test_prj.cbx.xml
........\..\test_prj.cmp.cdb
........\..\test_prj.cmp.hdb
........\..\test_prj.cmp.kpt
........\..\test_prj.cmp.logdb
........\..\test_prj.cmp.rdb
........\..\test_prj.cmp0.ddb
........\..\test_prj.db_info
........\..\test_prj.eda.qmsg
........\..\test_prj.fit.qmsg
........\..\test_prj.hier_info
........\..\test_prj.hif
........\..\test_prj.idb.cdb
........\..\test_prj.lpc.html
........\..\test_prj.lpc.rdb
........\..\test_prj.lpc.txt
........\..\test_prj.map.cdb
........\..\test_prj.map.hdb
........\..\test_prj.map.logdb
........\..\test_prj.map.qmsg
........\..\test_prj.map.rdb
........\..\test_prj.pre_map.cdb
........\..\test_prj.pre_map.hdb
........\..\test_prj.root_partition.map.reg_db.cdb
........\..\test_prj.routing.rdb
........\..\test_prj.rpp.qmsg
........\..\test_prj.rtlv.hdb
........\..\test_prj.rtlv_sg.cdb
........\..\test_prj.rtlv_sg_swap.cdb
........\..\test_prj.sgate.rvd
........\..\test_prj.sgate_sm.rvd
........\..\test_prj.sgdiff.cdb
........\..\test_prj.sgdiff.hdb
........\..\test_prj.sld_design_entry.sci
........\..\test_prj.sld_design_entry_dsc.sci
........\..\test_prj.smart_action.txt
........\..\test_prj.smp_dump.txt
........\..\test_prj.sta.qmsg
........\..\test_prj.sta.rdb
........\..\test_prj.sta_cmp.5_slow.tdb
........\..\test_prj.syn_hier_info
........\..\test_prj.tis_db_list.ddb
........\..\test_prj.tmw_info
........\incremental_db\compiled_partitions\test_prj.db_info
........\..............\...................\test_prj.root_partition.map.kpt
........\..............\README
........\simulation\modelsim\test_prj.sft
........\..........\........\test_prj.vo
........\..........\........\test_prj_modelsim.xrf
........\..........\........\test_prj_v.sdo
........\test_prj.asm.rpt
........\test_prj.cdf
........\test_prj.done
........\test_prj.eda.rpt
    

CodeBus www.codebus.net