Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Example-b8-3 Download
 Description: DO learn how to use basic file simulation method, according to the syntax of the command or ModelSim provides Tcl/Tk language will flow simulation simulation Cmd command sequence written to the macro file extension "do" in, and then execute the file directly DO , you can complete the entire simulation proce
 Downloaders recently: [More information of uploader 波罗的海]
 To Search:
File list (Check if you may need any files):
 

Example-b8-3\counter.do
............\counter.v
............\stimulus.do
............\vsim.wlf
............\work\counter\verilog.asm
............\....\.......\_primary.dat
............\....\.......\_primary.vhd
............\....\_info
............\示例说明.doc
............\work\counter
............\work
Example-b8-3
    

CodeBus www.codebus.net