Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Verilog_UART Download
 Description: the files use verilog HDL to realize uart.it contain reciver and transmitor.
 Downloaders recently: [More information of uploader lijie]
 To Search:
File list (Check if you may need any files): 
 

Verilog实现串口\speed_select_rx.v
...............\speed_select_tx.v
...............\uart_recive_module.v
...............\uart_transmit_module.v
Verilog实现串口

CodeBus www.codebus.net