Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: miaobiao-design_Verilog_HDL Download
 Description: Stopwatch has two function buttons: one button count and stop counting when the first time you press this button, the stopwatch starts counting, when pressed again, the stopwatch stops counting, and displays the total figure another is cleared Zero button, when this button is pressed, the stopwatch is cleared. Dynamic scan on the digital display output.
 Downloaders recently: [More information of uploader 秦雯]
 To Search:
File list (Check if you may need any files):
 

秒表的设计_Verilog_HDL.doc
    

CodeBus www.codebus.net