Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: SEG_BUS Download
 Description: this code show to use Altium to coding 7 Segment BUS on FPGA-CPLD
 Downloaders recently: [More information of uploader fazel]
 To Search:
File list (Check if you may need any files):
 

SEG_BUS\Constraint1.Constraint
.......\divider27.v
.......\History\Constraint1.~(1).Constraint.Zip
.......\.......\Constraint1.~(2).Constraint.Zip
.......\.......\Constraint1.~(3).Constraint.Zip
.......\.......\Constraint1.~(4).Constraint.Zip
.......\.......\divider27.~(1).v.Zip
.......\.......\divider27.~(2).v.Zip
.......\.......\SBUS.~(1).v.Zip
.......\.......\SBUS.~(10).v.Zip
.......\.......\SBUS.~(11).v.Zip
.......\.......\SBUS.~(12).v.Zip
.......\.......\SBUS.~(13).v.Zip
.......\.......\SBUS.~(14).v.Zip
.......\.......\SBUS.~(15).v.Zip
.......\.......\SBUS.~(16).v.Zip
.......\.......\SBUS.~(17).v.Zip
.......\.......\SBUS.~(18).v.Zip
.......\.......\SBUS.~(19).v.Zip
.......\.......\SBUS.~(2).v.Zip
.......\.......\SBUS.~(20).v.Zip
.......\.......\SBUS.~(21).v.Zip
.......\.......\SBUS.~(22).v.Zip
.......\.......\SBUS.~(23).v.Zip
.......\.......\SBUS.~(24).v.Zip
.......\.......\SBUS.~(25).v.Zip
.......\.......\SBUS.~(26).v.Zip
.......\.......\SBUS.~(27).v.Zip
.......\.......\SBUS.~(28).v.Zip
.......\.......\SBUS.~(29).v.Zip
.......\.......\SBUS.~(3).v.Zip
.......\.......\SBUS.~(30).v.Zip
.......\.......\SBUS.~(31).v.Zip
.......\.......\SBUS.~(4).v.Zip
.......\.......\SBUS.~(5).v.Zip
.......\.......\SBUS.~(6).v.Zip
.......\.......\SBUS.~(7).v.Zip
.......\.......\SBUS.~(8).v.Zip
.......\.......\SBUS.~(9).v.Zip
.......\.......\SEG_BUS.~(1).PrjFpg.Zip
.......\.......\SEG_BUS.~(2).PrjFpg.Zip
.......\.......\Sheet1.~(1).SchDoc.Zip
.......\.......\Sheet1.~(10).SchDoc.Zip
.......\.......\Sheet1.~(2).SchDoc.Zip
.......\.......\Sheet1.~(3).SchDoc.Zip
.......\.......\Sheet1.~(4).SchDoc.Zip
.......\.......\Sheet1.~(5).SchDoc.Zip
.......\.......\Sheet1.~(6).SchDoc.Zip
.......\.......\Sheet1.~(7).SchDoc.Zip
.......\.......\Sheet1.~(8).SchDoc.Zip
.......\.......\Sheet1.~(9).SchDoc.Zip
.......\ProjectOutputs\Default - All Constraints\SEG_BUS.bfl
.......\..............\.........................\seg_bus.bld
.......\..............\.........................\SEG_BUS.cmd
.......\..............\.........................\SEG_BUS.edf
.......\..............\.........................\SEG_BUS.FlwCmp
.......\..............\.........................\seg_bus.gyd
.......\..............\.........................\SEG_BUS.jed
.......\..............\.........................\seg_bus.mfd
.......\..............\.........................\SEG_BUS.mof
.......\..............\.........................\SEG_BUS.mpf
.......\..............\.........................\seg_bus.ngd
.......\..............\.........................\SEG_BUS.npl
.......\..............\.........................\seg_bus.pad
.......\..............\.........................\seg_bus.pnx
.......\..............\.........................\seg_bus.rpt
.......\..............\.........................\seg_bus.svf
.......\..............\.........................\SEG_BUS.SVFOUT
.......\..............\.........................\SEG_BUS.ucf
.......\..............\.........................\seg_bus.vm6
.......\..............\.........................\seg_bus.xml
.......\..............\.........................\SEG_BUS.~.JED
.......\..............\.........................\SEG_BUS.~.ngd
.......\..............\.........................\SEG_BUS.~.SVF
.......\..............\.........................\SEG_BUS.~.VM6
.......\..............\.........................\SEG_BUS_BUILD.UCF
.......\..............\.........................\seg_bus_build.xml
.......\..............\.........................\SEG_BUS_CoreGen.txt
.......\..............\.........................\seg_bus_pad.csv
.......\..............\.........................\SEG_BUS_Synth.log
.......\..............\.........................\Sheet1.V
.......\..............\.........................\Sheet1.VHD
.......\..............\.........................\Status Report.Txt
.......\..............\.........................\tmperr.err
.......\..............\.........................\_blf\BCD1_body.blf
.......\..............\.........................\....\BCD1_header.blf
.......\..............\.........................\....\divider27_body.blf
.......\.............

CodeBus www.codebus.net