Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: verilog clock
 Downloaders recently: [More information of uploader silcret]
 To Search:
File list (Check if you may need any files):
 

clock
.....\ALARM.v
.....\ALARM.v.bak
.....\Bell.v
.....\Bell.v.bak
.....\Complete_Clock.v
.....\Complete_Clock.v.bak
.....\Display.v
.....\Display.v.bak
.....\Div_fp.v
.....\Div_fp.v.bak
.....\Top_Clock.v
.....\Top_Clock.v.bak
.....\clock.asm.rpt
.....\clock.doc
.....\clock.done
.....\clock.dpf
.....\clock.eda.rpt
.....\clock.fit.rpt
.....\clock.fit.smsg
.....\clock.fit.summary
.....\clock.flow.rpt
.....\clock.map.rpt
.....\clock.map.smsg
.....\clock.map.summary
.....\clock.pin
.....\clock.qpf
.....\clock.qsf
.....\clock.qws
.....\clock.sof
.....\clock.sta.rpt
.....\clock.sta.summary
.....\clock_assignment_defaults.qdf
.....\db
.....\..\clock.db_info
.....\..\clock.sld_design_entry.sci
.....\..\logic_util_heursitic.dat
.....\..\prev_cmp_clock.asm.qmsg
.....\..\prev_cmp_clock.eda.qmsg
.....\..\prev_cmp_clock.fit.qmsg
.....\..\prev_cmp_clock.map.qmsg
.....\..\prev_cmp_clock.qmsg
.....\..\prev_cmp_clock.sta.qmsg
.....\incremental_db
.....\..............\README
.....\..............\compiled_partitions
.....\..............\...................\clock.db_info
.....\..............\...................\clock.root_partition.cmp.dfp
.....\..............\...................\clock.root_partition.cmp.kpt
.....\..............\...................\clock.root_partition.cmp.logdb
.....\..............\...................\clock.root_partition.map.dpi
.....\..............\...................\clock.root_partition.map.kpt
    

CodeBus www.codebus.net