- Category:
- Other systems
- Tags:
-
- File Size:
- 13.58mb
- Update:
- 2014-10-30
- Downloads:
- 0 Times
- Uploaded by:
- 曹晓岩
Description: Beginners, there are 70 VHDL based on FPGA development course, can download the files to QuartusII, doing experiments
To Search:
File list (Check if you may need any files):
my_eda(3-7)
...........\D
...........\.\D.asm.rpt
...........\.\D.done
...........\.\D.dpf
...........\.\D.fit.rpt
...........\.\D.fit.smsg
...........\.\D.fit.summary
...........\.\D.flow.rpt
...........\.\D.map.rpt
...........\.\D.map.summary
...........\.\D.pin
...........\.\D.pof
...........\.\D.qpf
...........\.\D.qsf
...........\.\D.qws
...........\.\D.sdc
...........\.\D.sim.rpt
...........\.\D.sof
...........\.\D.sta.rpt
...........\.\D.sta.summary
...........\.\D.tan.rpt
...........\.\D.tan.summary
...........\.\D.vhd
...........\.\D.vwf
...........\.\D_assignment_defaults.qdf
...........\.\d.bsf
...........\.\db
...........\.\..\D.asm.qmsg
...........\.\..\D.asm_labs.ddb
...........\.\..\D.cbx.xml
...........\.\..\D.cmp.cdb
...........\.\..\D.cmp.hdb
...........\.\..\D.cmp.logdb
...........\.\..\D.cmp.rdb
...........\.\..\D.cmp.tdb
...........\.\..\D.cmp0.ddb
...........\.\..\D.cmp2.ddb
...........\.\..\D.db_info
...........\.\..\D.dbp
...........\.\..\D.eco.cdb
...........\.\..\D.eds_overflow
...........\.\..\D.fit.qmsg
...........\.\..\D.fnsim.cdb
...........\.\..\D.fnsim.hdb
...........\.\..\D.fnsim.qmsg
...........\.\..\D.hier_info
...........\.\..\D.hif
...........\.\..\D.map.cdb
...........\.\..\D.map.hdb
...........\.\..\D.map.logdb
...........\.\..\D.map.qmsg
...........\.\..\D.pre_map.cdb
...........\.\..\D.pre_map.hdb
...........\.\..\D.psp
...........\.\..\D.pss
...........\.\..\D.rtlv.hdb
...........\.\..\D.rtlv_sg.cdb
...........\.\..\D.rtlv_sg_swap.cdb
...........\.\..\D.sgdiff.cdb
...........\.\..\D.sgdiff.hdb
...........\.\..\D.signalprobe.cdb
...........\.\..\D.sim.hdb
...........\.\..\D.sim.qmsg
...........\.\..\D.sim.rdb
...........\.\..\D.sim_ori.vwf
...........\.\..\D.sld_design_entry.sci
...........\.\..\D.sld_design_entry_dsc.sci
...........\.\..\D.sta.qmsg
...........\.\..\D.sta.rdb
...........\.\..\D.syn_hier_info
...........\.\..\D.tan.qmsg
...........\.\..\wed.wsf
...........\.\..\wed.zsf
...........\FIFO
...........\....\db
...........\....\..\altsyncram_hff1.tdf
...........\....\..\fifo.asm.qmsg
...........\....\..\fifo.asm_labs.ddb
...........\....\..\fifo.cbx.xml
...........\....\..\fifo.cmp.bpm
...........\....\..\fifo.cmp.cdb
...........\....\..\fifo.cmp.ecobp
...........\....\..\fifo.cmp.hdb
...........\....\..\fifo.cmp.logdb
...........\....\..\fifo.cmp.rdb
...........\....\..\fifo.cmp.tdb
...........\....\..\fifo.cmp0.ddb
...........\....\..\fifo.cmp2.ddb
...........\....\..\fifo.cmp_bb.cdb
...........\....\..\fifo.cmp_bb.hdb
...........\....\..\fifo.cmp_bb.logdb
...........\....\..\fifo.cmp_bb.rcf
...........\....\..\fifo.db_info
...........\....\..\fifo.dbp
...........\....\..\fifo.eco.cdb
...........\....\..\fifo.eds_overflow
...........\....\..\fifo.fit.qmsg
...........\....\..\fifo.fnsim.cdb
...........\....\..\fifo.fnsim.hdb