Description: This function is to achieve the Manchester code Verilog code, through the Xilinx SP6 actual operation proved.
To Search:
File list (Check if you may need any files):
MVB_test\clkdiv.cmd_log
........\clkdiv.spl
........\clkdiv.sym
........\clkdiv.v
........\edkBmmFile.bmm
........\edkBmmFile_bd.bmm
........\iseconfig\MVB_test.projectmgr
........\.........\MVB_test.xreport
........\.........\my_system.xreport
........\Mancheste.cmd_log
........\Mancheste.spl
........\Mancheste.sym
........\Mancheste.v
........\md.v
........\me.cmd_log
........\me.tfi
........\me.v
........\MVB
........\MVB.ucf
........\mvb_test.bgn
........\mvb_test.bit
........\MVB_test.bld
........\MVB_test.cmd_log
........\mvb_test.drc
........\MVB_test.gise
........\MVB_test.jhd
........\MVB_test.lso
........\MVB_test.ncd
........\MVB_test.ngc
........\MVB_test.ngd
........\MVB_test.ngr
........\MVB_test.pad
........\MVB_test.par
........\MVB_test.pcf
........\MVB_test.prj
........\MVB_test.ptwx
........\MVB_test.sch
........\MVB_test.schbak
........\MVB_test.schcmd
........\MVB_test.stx
........\MVB_test.syr
........\MVB_test.twr
........\MVB_test.twx
........\MVB_test.unroutes
........\MVB_test.ut
........\MVB_test.vf
........\MVB_test.xise
........\MVB_test.xpi
........\MVB_test.xst
........\MVB_test_bitgen.xwbt
........\MVB_test_envsettings.html
........\MVB_test_guide.ncd
........\MVB_test_map.map
........\MVB_test_map.mrp
........\MVB_test_map.ncd
........\MVB_test_map.ngm
........\MVB_test_map.xrpt
........\MVB_test_ngdbuild.xrpt
........\MVB_test_pad.csv
........\MVB_test_pad.txt
........\MVB_test_par.xrpt
........\MVB_test_summary.html
........\MVB_test_summary.xml
........\MVB_test_usage.xml
........\MVB_test_xst.xrpt
........\my_system\bitinit.log
........\.........\.ootloops\microblaze_0.elf
........\.........\clock_generator_0.log
........\.........\data\my_system.ucf
........\.........\etc\bitgen.ut
........\.........\...\bitgen.ut.virtex5
........\.........\...\download.cmd
........\.........\...\fast_runtime.opt
........\.........\...\fast_runtime.opt.virtex5
........\.........\...\my_system.filters
........\.........\...\my_system.gui
........\.........\hdl\elaborate\bram_block_0_elaborate_v1_00_a\hdl\verilog\bram_block_0_elaborate.v
........\.........\...\.........\clock_generator_0_v4_03_a\hdl\vhdl\clock_generator.vhd
........\.........\...\.........\lmb_bram_elaborate_v1_00_a\hdl\verilog\lmb_bram_elaborate.v
........\.........\...\my_system.v
........\.........\...\my_system_bram_block_0_wrapper.v
........\.........\...\my_system_clock_generator_0_wrapper.vhd
........\.........\...\my_system_dip_switches_wrapper.vhd
........\.........\...\my_system_dlmb_cntlr_wrapper.vhd
........\.........\...\my_system_dlmb_wrapper.vhd
........\.........\...\my_system_ilmb_cntlr_wrapper.vhd
........\.........\...\my_system_ilmb_wrapper.vhd
........\.........\...\my_system_leds_wrapper.vhd
........\.........\...\my_system_lmb_bram_wrapper.v
........\.........\...\my_system_mb_plb_wrapper.vhd
........\.........\...\my_system_mdata_ready_wrapper.vhd
........\.........\...\my_system_mdin_wrapper.vhd
........\.........\...\my_system_mdm_0_wrapper.vhd
........\.........\...\my_system_mdout_wrapper.vhd
........\.........\...\my_system_microblaze_0_wrapper.vhd
........\.........\...\my_system_mmdi_wrapper.vhd
........\.........\...\my_system_mmdo_wrapper.vhd
........\.........\...\my_system_mrdn_wrapper.vhd
........\.........\...\my_system_mrst_wrapper.vhd
........\.........\...\my_system_mtbre_wrapper.vhd
Download