Title:
J_TAP-state-transitions-described
Download
- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 1kb
- Update:
- 2014-11-15
- Downloads:
- 0 Times
- Uploaded by:
- 閮戝竻
Description: J_TAP state transitions described in the program, J_tap using VHDL language to describe the state transitions can be directly burned EDA hardware implementation.
To Search:
File list (Check if you may need any files):
tt.vhd
