- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 5.73mb
- Update:
- 2014-11-19
- Downloads:
- 0 Times
- Uploaded by:
- 孟稳
Description: The difference between wire and reg in verilog, suggest beginners to see, very helpful.
To Search:
File list (Check if you may need any files):
10 Verilog中reg和wire的不同点.f4v
Download