Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 81245password Download
 Description: Eight locks control circuit, when the DIP switch input eight binary number and password (preset bi nary number) are equal, the output signal to unlock the work of driving the actuator, with the red light, green light goes out showing off lock, with the green light, red light off when unlocked.
 Downloaders recently: [More information of uploader 古德美尔]
 To Search:
File list (Check if you may need any files):
 

8位密码锁
.........\1.png
.........\2.png
.........\3.png
.........\4.png
.........\5.png
.........\6.png
.........\mimas.vhd
.........\mimasuo
.........\.......\copy.vhd
.........\.......\db
.........\.......\..\mimas.cbx.xml
.........\.......\..\mimas.cmp.rdb
.........\.......\..\mimas.cmp_merge.kpt
.........\.......\..\mimas.db_info
.........\.......\..\mimas.eco.cdb
.........\.......\..\mimas.eds_overflow
.........\.......\..\mimas.fnsim.cdb
.........\.......\..\mimas.fnsim.hdb
.........\.......\..\mimas.fnsim.qmsg
.........\.......\..\mimas.hier_info
.........\.......\..\mimas.hif
.........\.......\..\mimas.lpc.html
.........\.......\..\mimas.lpc.rdb
.........\.......\..\mimas.lpc.txt
.........\.......\..\mimas.map.bpm
.........\.......\..\mimas.map.cdb
.........\.......\..\mimas.map.ecobp
.........\.......\..\mimas.map.hdb
.........\.......\..\mimas.map.kpt
.........\.......\..\mimas.map.logdb
.........\.......\..\mimas.map.qmsg
.........\.......\..\mimas.map_bb.cdb
.........\.......\..\mimas.map_bb.hdb
.........\.......\..\mimas.map_bb.logdb
.........\.......\..\mimas.pre_map.cdb
.........\.......\..\mimas.pre_map.hdb
.........\.......\..\mimas.rtlv.hdb
.........\.......\..\mimas.rtlv_sg.cdb
.........\.......\..\mimas.rtlv_sg_swap.cdb
.........\.......\..\mimas.sgdiff.cdb
.........\.......\..\mimas.sgdiff.hdb
.........\.......\..\mimas.sim.cvwf
.........\.......\..\mimas.sim.hdb
.........\.......\..\mimas.sim.qmsg
.........\.......\..\mimas.sim.rdb
.........\.......\..\mimas.simfam
.........\.......\..\mimas.sld_design_entry.sci
.........\.......\..\mimas.sld_design_entry_dsc.sci
.........\.......\..\mimas.smp_dump.txt
.........\.......\..\mimas.syn_hier_info
.........\.......\..\mimas.tis_db_list.ddb
.........\.......\..\prev_cmp_mimas.map.qmsg
.........\.......\..\prev_cmp_mimas.qmsg
.........\.......\..\prev_cmp_mimas.sim.qmsg
.........\.......\..\wed.wsf
.........\.......\incremental_db
.........\.......\..............\compiled_partitions
.........\.......\..............\...................\mimas.root_partition.map.atm
.........\.......\..............\...................\mimas.root_partition.map.dpi
.........\.......\..............\...................\mimas.root_partition.map.hdbx
.........\.......\..............\...................\mimas.root_partition.map.kpt
.........\.......\..............\README
.........\.......\mimas.done
.........\.......\mimas.flow.rpt
.........\.......\mimas.map.rpt
.........\.......\mimas.map.summary
.........\.......\mimas.qpf
.........\.......\mimas.qsf
.........\.......\mimas.qws
.........\.......\mimas.sim.rpt
.........\.......\mimas.vhd
.........\.......\mimas.vhd.bak
.........\.......\mimas.vwf
.........\.......\test.vhd
.........\.......\test.vhd.bak
.........\.......\Vhdl2.vhd
.........\.......\Vhdl2.vhd.bak
.........\说明.txt
    

CodeBus www.codebus.net