Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PULSE_CDC Download
 Description: Clock Domain Crossing (SLOW-to-FAST OR FAST-to-SLOW). This module transfers pulse IN clock domain to OUT clock
 Downloaders recently: [More information of uploader dimaz88]
 To Search:
File list (Check if you may need any files): 
 

PULSE_CDC.v

CodeBus www.codebus.net