Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: aaa Download
 Description: 24 States adding type counter， every rising-edge signal increases the counter, and making sequence 0-1-2-...-22-23 cycled.
 Downloaders recently: [More information of uploader tomassam]
 To Search:
File list (Check if you may need any files): 
 

aaa.vhd

CodeBus www.codebus.net