Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Verilog-language-in-ASIC-design Download
 Description: Inout bidirectional port programming based on Verilog language in ASIC design
 Downloaders recently: [More information of uploader 刘权]
 To Search:
File list (Check if you may need any files): 
 

ASIC设计中基于Verilog语言的inout(双向)端口程序设计.pdf

CodeBus www.codebus.net