Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jtd Download
 Description: Traffic lights based on VHDL design, master platform for Xilinx-basys2, suitable for beginners research
 Downloaders recently: [More information of uploader 古明]
 To Search:
File list (Check if you may need any files):
 

jtd\hll\fuse.log
...\...\fuse.xmsgs
...\...\fuseRelaunch.cmd
...\...\hll.gise
...\...\hll.xise
...\...\iseconfig\hll.projectmgr
...\...\.........\top.xreport
...\...\.........\traffic_lamp.xreport
...\...\..im\isim_usage_statistics.html
...\...\....\pn_info
...\...\....\.recompiled.exe.sim\ieee\p_2592010699.c
...\...\....\...................\....\p_2592010699.didat
...\...\....\...................\....\p_2592010699.nt64.obj
...\...\....\...................\....\p_3499444699.c
...\...\....\...................\....\p_3499444699.didat
...\...\....\...................\....\p_3499444699.nt64.obj
...\...\....\...................\....\p_3620187407.c
...\...\....\...................\....\p_3620187407.didat
...\...\....\...................\....\p_3620187407.nt64.obj
...\...\....\test_isim_beh.exe.sim\isimcrash.log
...\...\....\.....................\ISimEngine-DesignHierarchy.dbg
...\...\....\.....................\isimkernel.log
...\...\....\.....................\libPortability.dll
...\...\....\.....................\netId.dat
...\...\....\.....................\test_isim_beh.exe
...\...\....\.....................\.mp_save\_1
...\...\....\.....................\work\a_1985558087_2372691052.c
...\...\....\.....................\....\a_1985558087_2372691052.didat
...\...\....\.....................\....\a_1985558087_2372691052.nt64.obj
...\...\....\.....................\....\a_3848285595_2762913819.c
...\...\....\.....................\....\a_3848285595_2762913819.didat
...\...\....\.....................\....\a_3848285595_2762913819.nt64.obj
...\...\....\.....................\....\test_isim_beh.exe_main.c
...\...\....\.....................\....\test_isim_beh.exe_main.nt64.obj
...\...\....\work\test.vdb
...\...\....\....\traffic_lamp.vdb
...\...\isim.cmd
...\...\isim.log
...\...\led0.cmd_log
...\...\led0.lso
...\...\led0.ngc
...\...\led0.ngr
...\...\led0.prj
...\...\led0.stx
...\...\led0.syr
...\...\led0.vhd
...\...\led0.xst
...\...\led0_vhdl.prj
...\...\led0_xst.xrpt
...\...\pa.fromNetlist.tcl
...\...\pepExtractor.prj
...\...\planAhead.ngc2edif.log
...\...\planAhead_pid5544.debug
...\...\planAhead_pid7756.debug
...\...\..........run_1\planAhead.jou
...\...\...............\planAhead.log
...\...\...............\planAhead_run.log
...\...\..............2\hll.data\cache\top_ngc_zx.edif
...\...\...............\........\.onstrs_1\designprops.xml
...\...\...............\........\.........\fileset.xml
...\...\...............\........\.........\usercols.xml
...\...\...............\........\runs\impl_1.psg
...\...\...............\........\....\runs.xml
...\...\...............\........\sim_1\fileset.xml
...\...\...............\........\.ources_1\chipscope.xml
...\...\...............\........\.........\fileset.xml
...\...\...............\........\.........\ports.xml
...\...\...............\........\wt\java_command_handlers.wdf
...\...\...............\........\..\project.wpc
...\...\...............\........\..\webtalk_pa.xml
...\...\...............\hll.ppr
...\...\...............\planAhead.jou
...\...\...............\planAhead.log
...\...\...............\planAhead_run.log
...\...\test.vhd
...\...\test_beh.prj
...\...\test_isim_beh.exe
...\...\test_isim_beh.wdb
...\...\test_stx_beh.prj
...\...\top.bgn
...\...\top.bit
...\...\top.bld
...\...\top.cmd_log
...\...\top.drc
...\...\top.lso
...\...\top.ncd
...\...\top.ngc
...\...\top.ngd
...\...\top.ngr
...\...\top.pad
...\...\top.par
...\...\top.pcf
...\...\top.prj
...\...\top.ptwx
...\...\top.stx
...\...\top.syr
...\...\top.twr
...\...\top.twx
...\...\top.ucf
...\...\top.unroutes
    

CodeBus www.codebus.net