Description: Allocation of ADF4350 Verilog HDL program, modular design, input the data to be configured, start signal, can automatically generate timing, complete the configuration, module and done handshake signals, convenient user calls, repeatedly configuration
To Search:
File list (Check if you may need any files):
PLL4350_CFG.v
Download