Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shift_reg_for Download
 Description: Four yuan shift register using for loop to write
 Downloaders recently: [More information of uploader 蘇柏睿]
 To Search:
File list (Check if you may need any files): 
 

shift_reg_for
.............\shift_reg_for.v
.............\T.v

CodeBus www.codebus.net