Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuzicunchushiboqi Download
 Description: When the input signal into the digital storage oscilloscope, via A/D converter input signal is converted into a corresponding digital and stored in the memory, the process is under the control of the base circuit is constantly sampling cycle, and then the instrument trigger circuit continuously monitors the input signal, the control circuit to see whether there is a trigger status, once the trigger condition is met, the sampling process is interrupted, the memory of the processor by sampling data processing and display, can be reproduced on-screen signal voltage versus time relationship, that is, the signal voltage waveform.
 Downloaders recently: [More information of uploader 洪艺琴]
 To Search:
File list (Check if you may need any files):
 

shuzicunchushiboqi.doc
    

CodeBus www.codebus.net