Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CFO Download
 Description: zedboard/AD9361 platform for wireless transceiver, the receiver frequency offset estimation and compensation, you can refer to the Verilog code.
 Downloaders recently: [More information of uploader 何晨光]
 To Search:
File list (Check if you may need any files): 
 

CFO.v

CodeBus www.codebus.net