Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DC-Adder_Array Download
 Description: 1) requires the use of fast carry chain (Look Ahead) design a 21-bit adder 2) the use of structured design methods, all adders are used in step 1) 21-bit adder 3) was added in the adder array pipeline structure (Pipelinc), enter the number of continuous feed, continuous output the results after each shot output lines to fill a result
 Downloaders recently: [More information of uploader 李少博]
 To Search:
File list (Check if you may need any files):
 

DC-Adder_Array
..............\Adder_Array.v
..............\CLA_20.v
..............\CLA_4.v
..............\LOG_OP.v
..............\pipeline_control.v
..............\pipeline_first.v
..............\pipeline_fourth.v
..............\pipeline_second.v
..............\pipeline_third.v
..............\transcript
    

CodeBus www.codebus.net