Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AsynCFIFO Download
 Description: Cross clock domains and asynchronous FIFO, use the pointer to move, do not move the data, eliminating cross clock domain signal through a two-stage competition latch
 Downloaders recently: [More information of uploader 李少博]
 To Search:
File list (Check if you may need any files): 
 

AsynCFIFO.v

CodeBus www.codebus.net