Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter Download
 Description: Verilog language octal synchronous, asynchronous addition counter
 Downloaders recently: [More information of uploader ]
 To Search:
File list (Check if you may need any files): 
 

BCD.v
top.ucf
top.v
triger.v

CodeBus www.codebus.net