Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CRC16_V Download
 Description: Based on the CRC16 Verilog implementation, has been verified in FPGA Altera.
 Downloaders recently: [More information of uploader liven]
 To Search:
File list (Check if you may need any files):
 

CRC16_V\CRC16_D8.v
.......\CRC16_D8.v.bak
.......\CRC16_D8.v.orig
.......\CRC_16Bit.v
.......\CRC_16Bit.v.bak
.......\CRC_16Bit.v.orig
.......\CRC_SER.asm.rpt
.......\CRC_SER.done
.......\CRC_SER.eda.rpt
.......\CRC_SER.fit.rpt
.......\CRC_SER.fit.smsg
.......\CRC_SER.fit.summary
.......\CRC_SER.flow.rpt
.......\CRC_SER.jdi
.......\CRC_SER.map.rpt
.......\CRC_SER.map.smsg
.......\CRC_SER.map.summary
.......\CRC_SER.pin
.......\CRC_SER.qpf
.......\CRC_SER.qsf
.......\CRC_SER.sof
.......\CRC_SER.sta.rpt
.......\CRC_SER.sta.summary
.......\CRC_SER.v
.......\CRC_SER.v.bak
.......\CRC_SER.v.orig
.......\CRC_SER_assignment_defaults.qdf
.......\CRC_SER_nativelink_simulation.rpt
.......\db\CRC_SER.amm.cdb
.......\..\CRC_SER.asm.qmsg
.......\..\CRC_SER.asm.rdb
.......\..\CRC_SER.asm_labs.ddb
.......\..\CRC_SER.cbx.xml
.......\..\CRC_SER.cmp.bpm
.......\..\CRC_SER.cmp.cdb
.......\..\CRC_SER.cmp.hdb
.......\..\CRC_SER.cmp.kpt
.......\..\CRC_SER.cmp.logdb
.......\..\CRC_SER.cmp.rdb
.......\..\CRC_SER.cmp_merge.kpt
.......\..\CRC_SER.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
.......\..\CRC_SER.cuda_io_sim_cache.31um_tt_1200mv_85c_slow.hsd
.......\..\CRC_SER.db_info
.......\..\CRC_SER.eda.qmsg
.......\..\CRC_SER.fit.qmsg
.......\..\CRC_SER.hier_info
.......\..\CRC_SER.hif
.......\..\CRC_SER.idb.cdb
.......\..\CRC_SER.lpc.html
.......\..\CRC_SER.lpc.rdb
.......\..\CRC_SER.lpc.txt
.......\..\CRC_SER.map.bpm
.......\..\CRC_SER.map.cdb
.......\..\CRC_SER.map.hdb
.......\..\CRC_SER.map.kpt
.......\..\CRC_SER.map.logdb
.......\..\CRC_SER.map.qmsg
.......\..\CRC_SER.map_bb.cdb
.......\..\CRC_SER.map_bb.hdb
.......\..\CRC_SER.map_bb.logdb
.......\..\CRC_SER.pre_map.cdb
.......\..\CRC_SER.pre_map.hdb
.......\..\CRC_SER.root_partition.map.reg_db.cdb
.......\..\CRC_SER.rpp.qmsg
.......\..\CRC_SER.rtlv.hdb
.......\..\CRC_SER.rtlv_sg.cdb
.......\..\CRC_SER.rtlv_sg_swap.cdb
.......\..\CRC_SER.sgate.rvd
.......\..\CRC_SER.sgate_sm.rvd
.......\..\CRC_SER.sgdiff.cdb
.......\..\CRC_SER.sgdiff.hdb
.......\..\CRC_SER.sld_design_entry.sci
.......\..\CRC_SER.sld_design_entry_dsc.sci
.......\..\CRC_SER.smart_action.txt
.......\..\CRC_SER.sta.qmsg
.......\..\CRC_SER.sta.rdb
.......\..\CRC_SER.sta_cmp.6_slow_1200mv_85c.tdb
.......\..\CRC_SER.syn_hier_info
.......\..\CRC_SER.tiscmp.fast_1200mv_0c.ddb
.......\..\CRC_SER.tiscmp.slow_1200mv_0c.ddb
.......\..\CRC_SER.tiscmp.slow_1200mv_85c.ddb
.......\..\CRC_SER.tis_db_list.ddb
.......\..\CRC_SER.tmw_info
.......\..\logic_util_heursitic.dat
.......\..\prev_cmp_CRC_SER.qmsg
.......\incremental_db\compiled_partitions\CRC_SER.db_info
.......\..............\...................\CRC_SER.root_partition.cmp.cdb
.......\..............\...................\CRC_SER.root_partition.cmp.dfp
.......\..............\...................\CRC_SER.root_partition.cmp.hdb
.......\..............\...................\CRC_SER.root_partition.cmp.kpt
.......\..............\...................\CRC_SER.root_partition.cmp.logdb
.......\..............\...................\CRC_SER.root_partition.cmp.rcfdb
.......\..............\...................\CRC_SER.root_partition.map.cdb
.......\..............\...................\CRC_SER.root_partition.map.dpi
.......\..............\...................\CRC_SER.root_partition.map.hbdb.cdb
.......\..............\...................\CRC_SER.root_partition.map.hbdb.hb_info
.......\..............\...................\CRC_SER.root_partition.map.hbdb.hdb
.......\..............\...................\CRC_SER.root_partition.map.hbdb.sig
.......\..............\...................\CRC_SER.root_partition.map.hdb
.......\..............\...................\CRC_SER.root_partition.map.kpt
    

CodeBus www.codebus.net