Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart19200 Download
 Description: uwr write_trige rxclk recv_finish clk 50MHz ref 25Mhz when bps=192
 Downloaders recently: [More information of uploader 王进才]
 To Search:
File list (Check if you may need any files): 
 

uart19200.vhd

CodeBus www.codebus.net