Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: siluqiangdaqi_FPGA_Quartus-II Download
 Description: Achieve four answer. The circuit have a first answer signal to identify and latch function, after the moderator began to answer the reset button is pressed, and EDA training with eight digital tube display on the meter s serial number answer, while speaker beep sound, and maintained for 3 seconds, and the circuit self-locking, no longer accept the other players answer signal. A scoring circuit, each set of 100 points at the start, scoring after the answer by the moderator, the correct answer to a 10 points, got it wrong once by 10 points. Design a foul circuit for advance Responder and Responder were honking warning timeout and display group numbers foul.
 Downloaders recently: [More information of uploader 俞少迪]
 To Search:
File list (Check if you may need any files):
 

四路抢答器
..........\QDQ.asm.rpt
..........\QDQ.bdf
..........\QDQ.done
..........\QDQ.epe.rpt
..........\QDQ.epe.summary
..........\QDQ.fit.rpt
..........\QDQ.fit.smsg
..........\QDQ.fit.summary
..........\QDQ.flow.rpt
..........\QDQ.map.rpt
..........\QDQ.map.summary
..........\QDQ.pin
..........\QDQ.qpf
..........\QDQ.qsf
..........\QDQ.qws
..........\QDQ.sim.rpt
..........\QDQ.tan.rpt
..........\QDQ.tan.summary
..........\QDQ.vwf
..........\QDQ_early_pwr.csv
..........\db
..........\..\QDQ.asm.qmsg
..........\..\QDQ.cbx.xml
..........\..\QDQ.cmp.bpm
..........\..\QDQ.cmp.cdb
..........\..\QDQ.cmp.ecobp
..........\..\QDQ.cmp.hdb
..........\..\QDQ.cmp.logdb
..........\..\QDQ.cmp.rdb
..........\..\QDQ.cmp.tdb
..........\..\QDQ.cmp0.ddb
..........\..\QDQ.cmp2.ddb
..........\..\QDQ.db_info
..........\..\QDQ.eco.cdb
..........\..\QDQ.eds_overflow
..........\..\QDQ.epe.qmsg
..........\..\QDQ.fit.qmsg
..........\..\QDQ.fnsim.cdb
..........\..\QDQ.fnsim.hdb
..........\..\QDQ.fnsim.qmsg
..........\..\QDQ.hier_info
..........\..\QDQ.hif
..........\..\QDQ.map.bpm
..........\..\QDQ.map.cdb
..........\..\QDQ.map.ecobp
..........\..\QDQ.map.hdb
..........\..\QDQ.map.logdb
..........\..\QDQ.map.qmsg
..........\..\QDQ.map_bb.cdb
..........\..\QDQ.map_bb.hdb
..........\..\QDQ.map_bb.hdbx
..........\..\QDQ.map_bb.logdb
..........\..\QDQ.pre_map.cdb
..........\..\QDQ.pre_map.hdb
..........\..\QDQ.psp
..........\..\QDQ.root_partition.cmp.atm
..........\..\QDQ.root_partition.cmp.dfp
..........\..\QDQ.root_partition.cmp.hdbx
..........\..\QDQ.root_partition.cmp.logdb
..........\..\QDQ.root_partition.cmp.rcf
..........\..\QDQ.root_partition.map.atm
..........\..\QDQ.root_partition.map.hdbx
..........\..\QDQ.root_partition.map.info
..........\..\QDQ.rtlv.hdb
..........\..\QDQ.rtlv_sg.cdb
..........\..\QDQ.rtlv_sg_swap.cdb
..........\..\QDQ.sgdiff.cdb
..........\..\QDQ.sgdiff.hdb
..........\..\QDQ.signalprobe.cdb
..........\..\QDQ.sim.cvwf
..........\..\QDQ.sim.hdb
..........\..\QDQ.sim.qmsg
..........\..\QDQ.sim.rdb
..........\..\QDQ.simfam
..........\..\QDQ.sld_design_entry.sci
..........\..\QDQ.sld_design_entry_dsc.sci
..........\..\QDQ.smp_dump.txt
..........\..\QDQ.syn_hier_info
..........\..\QDQ.tan.qmsg
..........\..\QDQ.tis_db_list.ddb
..........\..\QDQ.tmw_info
..........\..\prev_cmp_QDQ.asm.qmsg
..........\..\prev_cmp_QDQ.epe.qmsg
..........\..\prev_cmp_QDQ.fit.qmsg
..........\..\prev_cmp_QDQ.map.qmsg
..........\..\prev_cmp_QDQ.qmsg
..........\..\prev_cmp_QDQ.sim.qmsg
..........\..\prev_cmp_QDQ.tan.qmsg
..........\..\wed.wsf
..........\djs.v
..........\jif1.v
..........\qdq3.v
    

CodeBus www.codebus.net