Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: usb_host_device Download
 Description: usb clock verilog description, including the vector name is defined, an accurate description of the top-level design, etc.
 Downloaders recently: [More information of uploader micheal zhang]
 To Search:
File list (Check if you may need any files):
 

timescale.v
condCompileFlags.h
directcontrol.v
do.do.bak
dpMem_dc.v
endpMux.v
enum_defines.v
ep0_rom_bh.v
ep0_rom_bh.v.bak
fifoMux.v
fifoRTL.v
fifoRTL.v.bak
getpacket.v
hctxportarbiter.v
hostcontroller.v
hostSlaveMux.v
hostSlaveMuxBI.v
lineControlUpdate.v
processRxBit.v
processRxByte.v
processTxByte.v
readUSBWireData.v
RxFifo.v
RxFifoBI.v
rxStatusMonitor.v
sctxportarbiter.v
sendpacket.v
sendpacketarbiter.v
sendpacketcheckpreamble.v
siereceiver.v
SIETransmitter.v
slavecontroller.v
slaveDirectcontrol.v
slaveGetpacket.v
slaveRxStatusMonitor.v
slaveSendpacket.v
sofcontroller.v
softransmit.v
speedCtrlMux.v
testEnv.v
testEnv.v.bak
testwrapper.cpp
testwrapper.cpp.bak
testwrapper.h
testwrapper.h.bak
transactor.cpp
transactor.h
transactor_args.h
transactor_if.h
TxFifo.v
TxFifoBI.v
updateCRC16.v
updateCRC5.v
usb.mpf
usb_ep0.data
usbConstants.h
usbConstants_h.v
usbFifoConstants.h
usbHostConstants.h
usbHostControl.v
usbHostControl_h.v
USBHostControlBI.v
usbHostSlave.v
usbHostSlave.v.bak
usbHostSlave_h.v
usbHostSlaveAvalonWrap.v
usbHostSlaveCommonConstants.h
usbHostSlaveMemMap.h
usbHostSlaveTB.cpp
usbHostSlaveTB.cpp.bak
usbHostSlaveTB.cppbk
usbHostSlaveTB.h
usbHostSlaveTB.h.bak
usbSerialInterfaceEngine.v
usbSerialInterfaceEngine_h.v
usbSIEConstants.h
usbSlaveConstants.h
usbSlaveConstants.h.bak
usbSlaveControl.v
usbSlaveControl_h.v
USBSlaveControlBI.v
usbTransConstants.h
usbTxWireArbiter.v
wishBoneBI.v
wishBoneBus_h.v
writeUSBWireData.v
    

CodeBus www.codebus.net