Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: key_detect Download
 Description: Verilog prepared by the simple key debounce module. Mainly synthesized by a combination of level examination module and module 10ms delay
 Downloaders recently: [More information of uploader 陈忠德]
 To Search:
File list (Check if you may need any files): 
 

source\debounce_module.v
......\delay_module.v
......\detect_module.v
source

CodeBus www.codebus.net