Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Display_7seg Download
 Description: Basys 3 development board entry test, key control of the 7 section of the digital tube display test.
 Downloaders recently: [More information of uploader 罗密]
 To Search:
File list (Check if you may need any files):
 

Display_7seg\Display_7seg.cache\wt\java_command_handlers.wdf
............\..................\..\synthesis.wdf
............\..................\..\synthesis_details.wdf
............\..................\..\webtalk_pa.xml
............\..................\..\xsim.wdf
............\.............hw\Display_7seg.lpr
............\...............\webtalk\.xsim_webtallk.info
............\...............\.......\usage_statistics_ext_labtool.wdm
............\.............runs\.jobs\vrs_config_1.xml
............\.................\.....\vrs_config_10.xml
............\.................\.....\vrs_config_11.xml
............\.................\.....\vrs_config_2.xml
............\.................\.....\vrs_config_3.xml
............\.................\.....\vrs_config_4.xml
............\.................\.....\vrs_config_5.xml
............\.................\.....\vrs_config_6.xml
............\.................\.....\vrs_config_7.xml
............\.................\.....\vrs_config_8.xml
............\.................\.....\vrs_config_9.xml
............\.................\impl_1\.init_design.begin.rst
............\.................\......\.init_design.end.rst
............\.................\......\.opt_design.begin.rst
............\.................\......\.opt_design.end.rst
............\.................\......\.place_design.begin.rst
............\.................\......\.place_design.end.rst
............\.................\......\.route_design.begin.rst
............\.................\......\.route_design.end.rst
............\.................\......\.vivado.begin.rst
............\.................\......\.vivado.end.rst
............\.................\......\.Vivado_Implementation.queue.rst
............\.................\......\.write_bitstream.begin.rst
............\.................\......\.write_bitstream.end.rst
............\.................\......\display_7seg.bit
............\.................\......\display_7seg.tcl
............\.................\......\display_7seg.vdi
............\.................\......\display_7seg_11708.backup.vdi
............\.................\......\display_7seg_7808.backup.vdi
............\.................\......\display_7seg_clock_utilization_placed.rpt
............\.................\......\display_7seg_control_sets_placed.rpt
............\.................\......\display_7seg_drc_opted.rpt
............\.................\......\display_7seg_drc_routed.pb
............\.................\......\display_7seg_drc_routed.rpt
............\.................\......\display_7seg_io_placed.rpt
............\.................\......\display_7seg_opt.dcp
............\.................\......\display_7seg_placed.dcp
............\.................\......\display_7seg_power_routed.rpt
............\.................\......\display_7seg_power_summary_routed.pb
............\.................\......\display_7seg_routed.dcp
............\.................\......\display_7seg_route_status.pb
............\.................\......\display_7seg_route_status.rpt
............\.................\......\display_7seg_timing_summary_routed.rpt
............\.................\......\display_7seg_timing_summary_routed.rpx
............\.................\......\display_7seg_utilization_placed.pb
............\.................\......\display_7seg_utilization_placed.rpt
............\.................\......\gen_run.xml
............\.................\......\htr.txt
............\.................\......\init_design.pb
............\.................\......\ISEWrap.js
............\.................\......\ISEWrap.sh
............\.................\......\opt_design.pb
............\.................\......\place_design.pb
............\.................\......\project.wdf
............\.................\......\route_design.pb
............\.................\......\rundef.js
............\.................\......\runme.bat
............\.................\......\runme.log
............\.................\......\runme.sh
............\.................\......\usage_statistics_webtalk.html
............\.................\......\usage_statistics_webtalk.xml
..........

CodeBus www.codebus.net