Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: BCDma-verilog Download
 Description: Bcd binary switch code, well understood, suitable for novice
 Downloaders recently: [More information of uploader changrenhe]
 To Search:
File list (Check if you may need any files):
 

二进制转BCD码_verilog\bcd.asm.rpt
.....................\bcd.cdf
.....................\bcd.done
.....................\bcd.fit.eqn
.....................\bcd.fit.rpt
.....................\bcd.fit.smsg
.....................\bcd.fit.summary
.....................\bcd.flow.rpt
.....................\bcd.map.eqn
.....................\bcd.map.rpt
.....................\bcd.map.summary
.....................\bcd.pin
.....................\bcd.pof
.....................\bcd.qpf
.....................\bcd.qsf
.....................\bcd.qws
.....................\bcd.sof
.....................\bcd.tan.rpt
.....................\bcd.tan.summary
.....................\bcd.v
.....................\bcd_assignment_defaults.qdf
.....................\cmp_state.ini
.....................\db\add_sub_5ph.tdf
.....................\..\bcd.asm.qmsg
.....................\..\bcd.asm_labs.ddb
.....................\..\bcd.cbx.xml
.....................\..\bcd.cmp.cdb
.....................\..\bcd.cmp.hdb
.....................\..\bcd.cmp.logdb
.....................\..\bcd.cmp.rdb
.....................\..\bcd.cmp.tdb
.....................\..\bcd.cmp0.ddb
.....................\..\bcd.cmp2.ddb
.....................\..\bcd.db_info
.....................\..\bcd.eco.cdb
.....................\..\bcd.fit.qmsg
.....................\..\bcd.hier_info
.....................\..\bcd.hif
.....................\..\bcd.map.cdb
.....................\..\bcd.map.hdb
.....................\..\bcd.map.logdb
.....................\..\bcd.map.qmsg
.....................\..\bcd.pre_map.cdb
.....................\..\bcd.pre_map.hdb
.....................\..\bcd.rtlv.hdb
.....................\..\bcd.rtlv_sg.cdb
.....................\..\bcd.rtlv_sg_swap.cdb
.....................\..\bcd.sgdiff.cdb
.....................\..\bcd.sgdiff.hdb
.....................\..\bcd.signalprobe.cdb
.....................\..\bcd.sld_design_entry.sci
.....................\..\bcd.sld_design_entry_dsc.sci
.....................\..\bcd.syn_hier_info
.....................\..\bcd.tan.qmsg
.....................\..\bcd.tis_db_list.ddb
.....................\..\bcd.tmw_info
.....................\..\bcd_cmp.qrpt
.....................\..\prev_cmp_bcd.asm.qmsg
.....................\..\prev_cmp_bcd.fit.qmsg
.....................\..\prev_cmp_bcd.map.qmsg
.....................\..\prev_cmp_bcd.qmsg
.....................\..\prev_cmp_bcd.tan.qmsg
.....................\db
二进制转BCD码_verilog
    

CodeBus www.codebus.net