Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: a_vhd_16550_uart_latest.tar Download
 Description: This core is designed to be a compatible with the National Semiconductor PC16550D UART (Universal Asynchronous Receiver/Transmitter).Some differences: The FIFO’s are always enabled Sticky Parity is not supported
 Downloaders recently: [More information of uploader 包]
 To Search:
File list (Check if you may need any files):
 

19854830a_vhd_16550_uart_latest.tar
    

CodeBus www.codebus.net