Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ddr2_sdram_latest.tar Download
 Description: 1. Init-Sequenz for the RAM 2. Automaic Write-Sequenz (writes 16 Datawords each 64Bit to the RAM) 3. Automatic Read-Sequenz (reads the first Dataword the RAM)
 Downloaders recently: [More information of uploader 包]
 To Search:
File list (Check if you may need any files): 
 

37724076ddr2_sdram_latest.tar

CodeBus www.codebus.net