Description: uart design, transmit module, no parity. First output of the start bit of a low level, and low to high output 8 data bits, then the optional parity bit (there is no), the last stop bit is high.
To Search:
File list (Check if you may need any files):
txmit.v
Download