Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: i2s_input Download
 Description: FPGA-based i2s interface input module design, including schematics and verilog source code, can be simulated in Quartus environment
 Downloaders recently: [More information of uploader yuda]
 To Search:
File list (Check if you may need any files): 
 

i2s_input.td
i2s_input.v
i2s_input模块设计说明.doc

CodeBus www.codebus.net