Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: project_wave_gen_code Download
 Description: Design and implement a can produce sine, triangle, and sawtooth waveform generator. The operating frequency of 60MHz, can generate 1MHz, 2MHz, 3MHz, 4MHz, 5MHz, 6MHz, 10MHz sine, triangle, and sawtooth. The magnitude of the resulting waveform, phase can be adjusted, the output data word length is 12 bits. Application environment for quartus 2
 Downloaders recently: [More information of uploader 辛永超]
 To Search:
File list (Check if you may need any files):
 

project_wave_gen_code\DAMODULE.vhd.bak
.....................\db\add_sub_1qh.tdf
.....................\..\add_sub_g0h.tdf
.....................\..\add_sub_hoh.tdf
.....................\..\add_sub_o1h.tdf
.....................\..\add_sub_p1h.tdf
.....................\..\add_sub_q1h.tdf
.....................\..\add_sub_qph.tdf
.....................\..\add_sub_uph.tdf
.....................\..\altsyncram_1o31.tdf
.....................\..\altsyncram_3g31.tdf
.....................\..\altsyncram_3l31.tdf
.....................\..\altsyncram_6141.tdf
.....................\..\altsyncram_bk31.tdf
.....................\..\altsyncram_cm31.tdf
.....................\..\altsyncram_ju31.tdf
.....................\..\altsyncram_kq31.tdf
.....................\..\altsyncram_lr31.tdf
.....................\..\altsyncram_om31.tdf
.....................\..\altsyncram_qe31.tdf
.....................\..\altsyncram_us31.tdf
.....................\..\logic_util_heursitic.dat
.....................\..\mux_egc.tdf
.....................\..\mux_jgc.tdf
.....................\..\prev_cmp_sig_gen.asm.qmsg
.....................\..\prev_cmp_sig_gen.eda.qmsg
.....................\..\prev_cmp_sig_gen.fit.qmsg
.....................\..\prev_cmp_sig_gen.map.qmsg
.....................\..\prev_cmp_sig_gen.qmsg
.....................\..\prev_cmp_sig_gen.sim.qmsg
.....................\..\prev_cmp_sig_gen.tan.qmsg
.....................\..\sig_gen.asm.qmsg
.....................\..\sig_gen.asm.rdb
.....................\..\sig_gen.cbx.xml
.....................\..\sig_gen.cmp.bpm
.....................\..\sig_gen.cmp.cdb
.....................\..\sig_gen.cmp.ecobp
.....................\..\sig_gen.cmp.hdb
.....................\..\sig_gen.cmp.kpt
.....................\..\sig_gen.cmp.logdb
.....................\..\sig_gen.cmp.qrpt
.....................\..\sig_gen.cmp.rdb
.....................\..\sig_gen.cmp.tdb
.....................\..\sig_gen.cmp0.ddb
.....................\..\sig_gen.cmp_merge.kpt
.....................\..\sig_gen.db_info
.....................\..\sig_gen.eco.cdb
.....................\..\sig_gen.eda.qmsg
.....................\..\sig_gen.eds_overflow
.....................\..\sig_gen.fit.qmsg
.....................\..\sig_gen.fnsim.cdb
.....................\..\sig_gen.fnsim.hdb
.....................\..\sig_gen.fnsim.qmsg
.....................\..\sig_gen.hier_info
.....................\..\sig_gen.hif
.....................\..\sig_gen.lpc.html
.....................\..\sig_gen.lpc.rdb
.....................\..\sig_gen.lpc.txt
.....................\..\sig_gen.map.bpm
.....................\..\sig_gen.map.cdb
.....................\..\sig_gen.map.ecobp
.....................\..\sig_gen.map.hdb
.....................\..\sig_gen.map.kpt
.....................\..\sig_gen.map.logdb
.....................\..\sig_gen.map.qmsg
.....................\..\sig_gen.map_bb.cdb
.....................\..\sig_gen.map_bb.hdb
.....................\..\sig_gen.map_bb.logdb
.....................\..\sig_gen.pre_map.cdb
.....................\..\sig_gen.pre_map.hdb
.....................\..\sig_gen.rtlv.hdb
.....................\..\sig_gen.rtlv_sg.cdb
.....................\..\sig_gen.rtlv_sg_swap.cdb
.....................\..\sig_gen.sgdiff.cdb
.....................\..\sig_gen.sgdiff.hdb
.....................\..\sig_gen.sim.cvwf
.....................\..\sig_gen.sim.hdb
.....................\..\sig_gen.sim.qmsg
.....................\..\sig_gen.sim.rdb
.....................\..\sig_gen.simfam
.....................\..\sig_gen.sim_ori.vwf
.....................\..\sig_gen.sld_design_entry.sci
.....................\..\sig_gen.sld_design_entry_dsc.sci
.....................\..\sig_gen.smart_action.txt
.....................\..\sig_gen.syn_hier_info
.....................\..\sig_gen.tan.qmsg
.....................\..\sig_gen.tis_db_list.ddb
.....................\..\wed.wsf
.....................\incremental_db\compiled_partitions\sig_gen.root_partition.cmp.cdb
.....................\..............\...................\sig_gen.root_partition.cmp.dfp
.....................\..............\...................\sig_gen.root_part

CodeBus www.codebus.net