Description: Rst is an active-low system reset signal, Clk is a clock signal. AB [5: 0] is the address signal, DB [7: 0] is the data signal, wr write signal is active low. start is the start signal. Module in a dual port memory of 64x8. After the reset, you can write data to the synchronous memory by AB, DB and wr signals. When data is written to 64, given the width of a pulse signal Clk cycle start, the system begins to read the memory address 0, 8 data read out a low starting with three as a group, each clock outputs a set period, which is the first clock cycle of the output [2: 0] bits, the second clock cycle output [5: 3] position, the third cycle of the output of an address [0] and 0 address [7 : 6] bit, until all the data in memory 64x8 output. If the last group of less than three, the high 0s.
To Search:
File list (Check if you may need any files):
作业五、重做版——1200012925——范元宁\K5(L}7BOU9GY~{VWO$H_E)S.jpg
......................................\KAT8T3_79GC%4L`OIW~W[TG.jpg
......................................\homework5_2_tb.v
......................................\homework_5_2.v
作业五、重做版——1200012925——范元宁
Download