Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: Synthesis based on direct sequence vhdl language s ynthesis based on direct sequence vhdl language
 Downloaders recently: [More information of uploader beyondall_zhao]
 To Search:
File list (Check if you may need any files): 
 

DDS\counter_bus_mux.qip
...\db\zy_dds.db_info
...\..\zy_dds.sld_design_entry.sci
...\dds.vhd
...\greybox_tmp\cbx_args.txt
...\pll.bsf
...\pll.ppf
...\pll.qip
...\pll.v
...\pll_bb.v
...\simple_counter.bsf
...\Verilog1.v
...\Verilog1.v.bak
...\zy_dds.bdf
...\zy_dds.done
...\zy_dds.qpf
...\zy_dds.qsf
...\zy_dds.vhd
...\zy_dds.vhd.bak
...\db
...\greybox_tmp
DDS

CodeBus www.codebus.net