Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: Verilog code,Serial send a start bit, 8 data bits 1 stop bit no parity bit, and with a baud rate selection code
 Downloaders recently: [More information of uploader 侯春雷]
 To Search:
File list (Check if you may need any files): 
 

uart.doc

CodeBus www.codebus.net