Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: usb_sim_model Download
 Description: EZ-USB simulation model, Verilog implementation, to achieve the endpoint transmission, personal use.
 Downloaders recently: [More information of uploader 爱阳阳]
 To Search:
File list (Check if you may need any files): 
 

usb_sim_model.v

CodeBus www.codebus.net