Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: IODELY Download
 Description: Xilinx IO port IODELY use routines. The use of 200M as a reference clock. Two groups of IODELY positive respectively call completion delay and the equivalent reverse delay.
 Downloaders recently: [More information of uploader kirin-Jen]
 To Search:
File list (Check if you may need any files): 
 

IODELY\IODELAY_ctrl.v
......\IODELAY_ctrl_tb.v
IODELY

CodeBus www.codebus.net