Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: BCD-CODE Download
 Description: FPGA binary code to BCD based procedures, very suitable for learning to use primary rookie entry procedures, are welcome to download the learning
 Downloaders recently: [More information of uploader zhang yang]
 To Search:
File list (Check if you may need any files):
 

6、二进制转BCD码
................\bcd.asm.rpt
................\bcd.cdf
................\bcd.done
................\bcd.fit.eqn
................\bcd.fit.rpt
................\bcd.fit.smsg
................\bcd.fit.summary
................\bcd.flow.rpt
................\bcd.map.eqn
................\bcd.map.rpt
................\bcd.map.summary
................\bcd.pin
................\bcd.pof
................\bcd.qpf
................\bcd.qsf
................\bcd.qws
................\bcd.tan.rpt
................\bcd.tan.summary
................\bcd.vhd
................\bcd_assignment_defaults.qdf
................\cmp_state.ini
................\db
................\..\add_sub_5ph.tdf
................\..\bcd.db_info
................\..\bcd.eco.cdb
................\..\bcd.sld_design_entry.sci
................\..\bcd_cmp.qrpt
    

CodeBus www.codebus.net