Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AD_sampling Download
 Description: AD Sampling verilog program that is based on FPGA,if used,the IO Pins of FPGA should be redifined
 Downloaders recently: [More information of uploader wang huajia]
 To Search:
File list (Check if you may need any files):
 

AD_sampling
...........\AD_sampling.v
...........\ErrorCode_CPU.bsf
...........\ErrorCode_CPU.v
...........\ErrorCode_CPU.v.bak
...........\FPGA.asm.rpt
...........\FPGA.bdf
...........\FPGA.cdf
...........\FPGA.done
...........\FPGA.dpf
...........\FPGA.fit.rpt
...........\FPGA.fit.smsg
...........\FPGA.fit.summary
...........\FPGA.flow.rpt
...........\FPGA.map.rpt
...........\FPGA.map.smsg
...........\FPGA.map.summary
...........\FPGA.pin
...........\FPGA.pof
...........\FPGA.qpf
...........\FPGA.qsf
...........\FPGA.qws
...........\FPGA.sim.rpt
...........\FPGA.sof
...........\FPGA.sta.rpt
...........\FPGA.sta.summary
...........\FPGA.tcl
...........\FPGA.tcl.bak
...........\FPGA.vwf
...........\PLL.bsf
...........\PLL.ppf
...........\PLL.qip
...........\PLL.v
...........\PLL_bb.v
...........\PLL_wave0.jpg
...........\PLL_waveforms.html
...........\data.bsf
...........\data.v
...........\data.v.bak
...........\db
...........\..\FPGA.ace_cmp.bpm
...........\..\FPGA.ace_cmp.cdb
...........\..\FPGA.ace_cmp.ecobp
...........\..\FPGA.ace_cmp.hdb
...........\..\FPGA.asm.qmsg
...........\..\FPGA.cbx.xml
...........\..\FPGA.cmp.bpm
...........\..\FPGA.cmp.cdb
...........\..\FPGA.cmp.ecobp
...........\..\FPGA.cmp.hdb
...........\..\FPGA.cmp.kpt
...........\..\FPGA.cmp.logdb
...........\..\FPGA.cmp.rdb
...........\..\FPGA.cmp_merge.kpt
...........\..\FPGA.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
...........\..\FPGA.cuda_io_sim_cache.31um_ss_1200mv_85c_slow.hsd
...........\..\FPGA.db_info
...........\..\FPGA.eco.cdb
...........\..\FPGA.eds_overflow
...........\..\FPGA.fit.qmsg
...........\..\FPGA.hier_info
...........\..\FPGA.hif
...........\..\FPGA.lpc.html
...........\..\FPGA.lpc.rdb
...........\..\FPGA.lpc.txt
...........\..\FPGA.map.bpm
...........\..\FPGA.map.cdb
...........\..\FPGA.map.ecobp
...........\..\FPGA.map.hdb
...........\..\FPGA.map.kpt
...........\..\FPGA.map.logdb
...........\..\FPGA.map.qmsg
...........\..\FPGA.map_bb.cdb
...........\..\FPGA.map_bb.hdb
...........\..\FPGA.map_bb.logdb
...........\..\FPGA.pre_map.cdb
...........\..\FPGA.pre_map.hdb
...........\..\FPGA.rtlv.hdb
...........\..\FPGA.rtlv_sg.cdb
...........\..\FPGA.rtlv_sg_swap.cdb
...........\..\FPGA.sgdiff.cdb
...........\..\FPGA.sgdiff.hdb
...........\..\FPGA.sim.cvwf
...........\..\FPGA.sim.hdb
...........\..\FPGA.sim.qmsg
...........\..\FPGA.sim.rdb
...........\..\FPGA.sld_design_entry.sci
...........\..\FPGA.sld_design_entry_dsc.sci
...........\..\FPGA.sta.qmsg
...........\..\FPGA.sta.rdb
...........\..\FPGA.sta_cmp.8_slow_1200mv_85c.tdb
...........\..\FPGA.syn_hier_info
...........\..\FPGA.tis_db_list.ddb
...........\..\FPGA.tiscmp.fast_1200mv_0c.ddb
...........\..\FPGA.tiscmp.slow_1200mv_0c.ddb
...........\..\FPGA.tiscmp.slow_1200mv_85c.ddb
...........\..\FPGA.tmw_info
...........\..\FPGA_global_asgn_op.abo
...........\..\PLL_altpll.v
...........\..\prev_cmp_FPGA.asm.qmsg
    

CodeBus www.codebus.net